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RF circuits for multi-GHz frequencies have recently migrated to low-cost digital deep-submicron CMOS processes. Unfortunately,
this process environment, which is optimized only for digital logic and SRAM memory, is extremely unfriendly for conventional
analog and RF designs. We present fundamental techniques recently developed that transform the RF and analog circuit design
complexity to digitally intensive domain for a wireless RF transceiver, so that it enjoys benefits of digital and switched-capacitor
approaches. Direct RF sampling techniques allow great flexibility in reconfigurable radio design. Digital signal processing concepts
are used to help relieve analog design complexity, allowing one to reduce cost and power consumption in a reconfigurable design
environment. The ideas presented have been used in Texas Instruments to develop two generations of commercial digital RF
processors: a single-chip Bluetooth radio and a single-chip GSM radio. We further present details of the RF receiver front end
for a GSM radio realized in a 90-nm digital CMOS technology. The circuit consisting of low-noise amplifier, transconductance
amplifier, and switching mixer oﬀers 32.5 dB dynamic range with digitally configurable voltage gain of 40 dB down to 7.5 dB. A
series of decimation and discrete-time filtering follows the mixer and performs a highly linear second-order lowpass filtering to
reject close-in interferers. The front-end gains can be configured with an automatic gain control to select an optimal setting to
form a trade-oﬀ between noise figure and linearity and to compensate the process and temperature variations. Even under the
digital switching activity, noise figure at the 40 dB maximum gain is 1.8 dB and +50 dBm IIP2 at the 34 dB gain. The variation of
the input matching versus multiple gains is less than 1 dB. The circuit in total occupies 3.1mm2. The LNA, TA, and mixer consume
less than 15.3mA at a supply voltage of 1.4 V.
Copyright © 2006 Yo-Chuol Ho et al. This is an open access article distributed under the Creative Commons Attribution License,
which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
1. INTRODUCTION
The continuous technology innovation in CMOS forces to
integrate more circuits resulting in lower solution price while
oﬀering more features [1]. Designing a radio for the wireless
and cellular standards with large digital circuitry, such as dig-
ital baseband (DBB), application processor, and memory on
the same chip becomes a challenging task due to the coupling
of the digital spurious noise through silicon substrate, inter-
connect, and package [2]. While high level of integration im-
pedes achieving a low noise figure, low supply voltage makes
linearity hard to achieve.
Recently, we have demonstrated a highly integrated sys-
tem-on-chip (SoC) in the discrete-time Bluetooth receiver.
The receiver architecture [3–6] uses direct RF sampling in the
receiver front-end path. In the past, only subsampling mixer
receiver architectures have been demonstrated: they operate
at lower IF frequencies [7, 8] and suﬀer from noise folding
and exhibit susceptibility to clock jitter. In this architecture,
discrete-time analog signal processing is used to sample the
RF input signal as it is down-converted, down-sampled, fil-
tered, and converted from analog to digital with a discrete-
time ΣΔ ADC. This method achieves great selectivity right at
the mixer level. The selectivity is digitally controlled by the
LO clock frequency and capacitance ratio, both of which are
extremely precise in deep-submicron CMOS processes. The
discrete-time filtering at each signal processing stage is fol-
lowed by successive decimation. The main philosophy in ar-
chitecting the receive path is to provide all the filtering re-
quired by the standard as early as possible using a structure
that is quite amenable to migration to the more advanced
deep-submicron processes. This approach significantly re-
laxes the design requirements for the following baseband am-
plifiers.
In this paper, we also present a 90-nm CMOS realiza-
tion of a GSM receiver [9–11] RF front end incorporating
the discrete-time signal processing. The RF front end pro-
vides an embedded variable gain amplifier (VGA) function















Figure 1: Temporal MA operation at RF rate: (a) single-ended,
(b) pseudodiﬀerential configurations.
that is digitally configurable and oﬀers fine gain control. The
switched capacitor filter (SCF) implements a highly-linear
second-order lowpass filter. The input S11 is constant over
the desired frequency range while achieving 1.8 dB noise fig-
ure (NF) in the highest gain setting of 40 dB where the RF
front-end circuits consume only 15.3mA. The gain can be
configured with an automatic-gain-control algorithm in the
receiver to select an optimal setting with a trade-oﬀ between
noise figure and linearity and to compensate for process and
temperature variations. The objective is to realize a receiver
front-end circuit with adjustable lowpass filters that is small
in size while enabling the software-defined radio (SDR) of
the future.
The organization of this paper is as follows. Section 2
presents discrete-time signal processing of the RF front-end
mixer with an emphasis on Bluetooth examples. Section 3
describes a specific implementation of the described tech-
niques and concepts in a GSM front-end radio. Silicon re-
alization of the Bluetooth and GSM radios is presented in
Section 4. Performance of the GSM front-end receiver is
shown in Section 6.
2. DISCRETE-TIME OPERATION
2.1. Direct sampling mixer
The basic idea of the current-mode direct sampling mixer
[3, 4] is illustrated in Figure 1(a). The low-noise transcon-
ductance amplifier (LNTA) converts the received RF voltage
vRF into iRF in current domain through the transconductance
gain gm. The current iRF gets switched by the half-cycle of the
local oscillator (LO) and integrated into the sampling capac-
itor Cs. Since it is diﬃcult to switch the current at RF rate, it
could be merely redirected to an identical sampler that is op-
erating on the opposite half-cycle of the LO clock, as shown
in Figure 1(b) for a pseudodiﬀerential configuration.
If the LO oscillating at f0 frequency is synchronous and
in phase with the sinusoidal RF waveform, the voltage gain















Figure 2: Temporal MA operation at RF rate with cyclic charge
readout.






In the above equations, the 1/π factor is contributed by the
half-cycle sinusoidal integration. As an example, if gm =
30mS, Cs = 15.925 pF, and f0 = 2.4GHz, then Gv,RF = 0.25.
2.2. Temporal moving average
Continuously accumulating the charge as shown in Figure 1
is not very practical if it cannot be read out. In addition, a
mechanism to prevent the charge overflow is needed. Both
of these operations are accomplished by fixing the integra-
tion window length followed by charge readout phase that
will also discharge the sampling capacitor such that the next
period of integration would start from the same zero condi-
tion. The RF sampling and readout operations are cyclically
rotated on both Cs capacitors as shown in Figure 2. When
LOA rectifies N RF cycles that are being integrated on the
first sampling capacitor, LOB is oﬀ and the second sampling
capacitor charge is being read out. On the following N RF
cycles the operation is reversed. This way, the charge integra-
tion and readout occur at the same time and no RF cycles are
missed.
The sampling capacitor integrates the half-rectified RF
current over N cycles. The charge accumulated on the sam-
pling capacitor and the resulting voltage (V = Q/Cs) in-
creases with the integration window, thus giving rise to a dis-
crete signal processing gain of N .
The temporal integration of N half-rectified RF samples
performs a finite-impulse response (FIR) operation with N
all-one coeﬃcients, also known as moving-average (MA), ac-





where ui is the ith RF sample of the input charge sample, wi
is the accumulated charge. Since the charge accumulation is
done on the same capacitor, this formula could also be used






















Frequency response of the temporal MA filters
Figure 3: Transfer function of the temporal MA operation at RF
rate.
in the voltage domain. Its frequency response is a sinc func-
tion and is shown in Figure 3 for N = 8 (solid line) and N =
7, 9 (dotted lines) with sampling rate f0 = 2.4GHz. It should
be noted that this filtering is done on the same capacitor in
time domain resulting in a most faithful reproduction of the
transfer function.
Due to the fact that theMA output is being read out at the
lower rate ofN RF clock cycles, there is an additional aliasing
with foldover frequency at f0/2N and located halfway to the
first notch. Consequently, the frequency response of MA = 7
with decimation of 7 exhibits less aliasing and features wider
notches than MA = 8 or MA = 9 with decimation of 8 or 9,
respectively.
It should be emphasized that the voltage Gv and charge
Gq signal processing gains of the temporal moving aver-
age (TMA) (followed by decimation) are merely due to the
sampling time interval expansion of this discrete-time sys-
tem (the sampling rate of the input is at the RF frequency):
Gv,tma = Gq,tma = N .
In the following analysis, the RF half-cycle integration
voltage gain of gm/πCs f0 is tracked separately. Since this gain
depends on the absolute physical parameters of usually low
tolerance (gm value of the preceding LNTA stage and the total
integrating capacitance of the sampling mixer), it is advanta-
geous to keep it decoupled from the discrete signal processing
gain of the MTDSM.
2.3. High-rate IIR filtering
Figure 2 is now modified to include recursive operation that
gives rise to the IIR filtering capability, which is generally
considered stronger than that of FIR.
A “history” sampling capacitor CH is added in Figure 4.
The integration operation is continually performed on the
“history” capacitor CH = a1Cs and one of the two rotating
“charge-and-readout” capacitors CR = (1 − a1)Cs such that
the total RF integrating capacitance, as seen by the LNTA, is
always CH +CR = Cs. When one of the CR capacitors is being
used for readout, the other is being used for RF integration.
The IIR filtering capability comes into play in the fol-
lowing way. The RF current is being integrated over N RF
cycles, as described before. This time, the charge is being
shared on both CH and CR capacitors proportionately to
their capacitance values. At the end of the accumulation cy-
cle, the active CR capacitor, that stores (1 − a1) of the total
charge, stops further accumulating in preparation for charge
readout. The other rotating capacitor joins the CH capacitor
in the RF sampling process and, at the same time, obtains
(1−a1)/(a1 +(1−a1)) = 1−a1 of the total remaining charge
in the “history” capacitor, provided it has no initial charge at
the time of commutation. Thus the system retains a1 portion
of the total system charge of the previous cycle.
If the input charge accumulated over the most recent N
RF samples is wj , then the charge s j stored in the system at
sampling time j, where i = N · j (as stated earlier, i is the RF
cycle index) could be described as a single-pole recursive IIR
equation:









The output charge xj is (1 − a1) of the system charge in
the most recent cycle. This discrete-time IIR filter operates
at f0/N sampling rate and introduces a single pole with the
frequency attenuation of 20 dB/dec. The equivalent pole lo-












Since there is no sampling time expansion for the IIR op-
eration, the discrete signal processing charge gain is one. In
other words, due to the charge conservation principle, the
input charge per sample interval is on average the same as
the output charge. For the voltage gain, however, there is
an impedance transformation of Cinput = Cs and Coutput =
(1− a1)Cs, thus resulting in a gain:
Gq,iir1 = 1,





As an example, the IIR filtering with a single coeﬃcient of
a1 = 0.9686, placing the pole at fc1 = 1.5MHz (CR = 0.5 pF,
CH = 15.425 pF) is performed at f0/N = 2.4GHz/8 =
300MHz sampling rate and it follows the FIR MA = 8 fil-
tering of the input at f0 RF sampling rate. The voltage gain
of the high-rate IIR filter is 31.85 (30.06 dB).














Figure 4: IIR operation with cyclic charge readout.
2.4. Additional spatial MA filtering zeros
For practical reasons, it is diﬃcult to read out the xj out-
put charge of Figure 4 at f0/N = 300MHz rate. The output
charge readout time is extended M = 4 times by adding re-
dundancy of four to each of the two original CR capacitors as
shown in Figure 5. The input charge is cyclically integrated
within the group of four CR capacitors. Adding the redun-
dant capacitors gives rise to an additional antialiasing filter-
ing just before the second decimation of M. This could also
be considered as equivalent to adding additionalM− 1 zeros
to the IIR transfer function in (4). After the first bank of four
capacitors gets charged (SA1 − SA4 in Figure 5), the second
bank (SB1 − SB4) is in the process of being charged and the
charge on first bank of capacitors are summed and read out
(RA). Physically connecting together the four capacitors per-






where yk is the output charge and sampling time index j =
M · k. RA and RB in Figure 5 are the readout/reset cycles dur-
ing which the output charge on the four nonsampling capac-
itors is transferred out and the remnant charge is reset be-
fore the capacitors are put back into the sampling operation.
It should be noted that after the reset phase, but before the
sampling phase, the capacitors are unobtrusively precharged
[5] in order to implement a dc-oﬀset cancellation or to ac-
complish a feedback summation for the ΣΔ loop operation.
Since the charge of four capacitors is added, there is a
charge gain of M = 4 and a voltage gain of 1. Again, as ex-
plained before, the charge gain is due to the sampling interval
expansion: Gq,sma =M and Gv,sma = 1.
Figure 6 shows frequency response of the temporal mov-
ing average with a decimation of 8 (Gv = 18.06 dB), the IIR
filter operating at RF/8 rate (Gv = 30.06 dB), and the spatial
moving average filter operating at RF/32 rate (Gv = 0 dB)
with a decimation of 4. The solid line is the composite trans-
fer function with the dc gain of Gv = 48.12 dB. The first dec-
imation of N = 8 reveals itself as aliasing. It should be noted
iRF gm
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Figure 5: IIR operation with additional FIR filtering. The readout
and reset circuitry is not shown.
that it is possible to avoid aliasing of a very strong interferer
into the critical IF band by simply changing the decimation
ratio N . This brings out advantages of integrating RF/analog
with digital circuitry by opening new avenues of novel signal
processing solutions not possible before.
2.5. Lower-rate IIR filtering
The voltage stored on the rotating capacitors cannot be read-
ily presented to the MTDSM block output without an active
buﬀer that would isolate the high impedance of the mixer
from the required low driving impedance of the output.
Figure 7 shows the mechanism to realize the second, lower-
rate, IIR filtering through passive charge sharing. The active
element, the operational amplifier, does not actually take part
in the IIR filtering process. It is merely used to sense volt-
age of the buﬀer feedback capacitor CB and present it to the
output with a low driving impedance. Figure 7 additionally
suggests possibility of diﬀerentially combining, through the
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Figure 6: Transfer functions of the temporal MA filter and the IIR
filter operating at RF/8 rate. The solid line is the composite transfer
at the output of the spatial MA filter.
operational amplifier, the opposite (180 degree apart) pro-
cessing path.
The charge yk accumulated on the M = 4 rotating ca-
pacitors is being shared during the dumping phase with the
buﬀer capacitor CB. At the end of the dumping phase, the
M ·CR capacitors get disconnected from the second IIR filter
and their charge reset before they could be reengaged in the
MTDSM operation of Figure 5. This charge loss mechanism
gives rise to IIR filtering. If the input charge is yk, then the









Equation (10) describes a single-pole IIR filter with coeﬃ-
cient a2 and input yk scaled by a2, where a2 corresponds to
the storage-to-total capacitance ratio CB/(CB +MCR). Con-
versely, due to the linearity property, it could also be thought
of as an IIR filter with input yk and output scaled by a2.
This discrete-time IIR filter operates at f0/NM sampling
rate and introduces a single pole with the frequency transfer
function attenuation of 20 dB/dec. The equivalent pole loca-












The actual MTDSM output is the voltage sensed on the
buﬀer feedback capacitor zk/CB. The previously used charge
stream model cannot be directly applied here because the
“output” charge zk is not the one that leaves the system.
The charge “lost” or reflected back into the M · CR ca-
pacitor for subsequent reset is (1 − a2)(zk−1 + yk). Due to
charge conservation principle, the time-averaged values of
charge input, yk, and charge leaked out, (1 − a2)(zk−1 + yk),
should be equal. As stated before, the leak-out charge is not
the output from the signal processing standpoint. It should
be noted that the amplifier does not contribute to the net
charge change of the system and, consequently, the only path
of the charge loss is through the sameM ·CR capacitors being
reset after the dumping phase.
The output charge zk stops at the IIR-2 stage and does not
further propagate, therefore it is of less importance for sig-
nal processing analysis. The charge discrete signal processing
gain of the second IIR stage is




The input/output impedance transformation is MCR/CB.
Consequently, the voltage gain of IIR-2 is unity:
Gv,iir2 = 1. (14)
2.6. Cascaded MTDSM filtering
The cascaded discrete signal processing gain equations of the
MTDSMmixer are
Gq,dsp = Gq,tma ·Gq,iir1 ·Gq,sma ·Gq,iir2





Gv,dsp = Gv,tma ·Gv,iir1 ·Gv,sma ·Gv,iir2
= N · CH + CR
CR








Including the RF half-cycle integration (1) and (2), the
total single-ended gain is















Note the similarity between (17) and (1). In both cases, the
term Rsc = 1/ fsCs is an equivalent resistance of a switched ca-
pacitor Cs sampling at rate fs. For example, if fs = 300MHz
and CR = 0.5 pF, then the equivalent resistance is Rsc =
6.7 kΩ. Since the MTDSM output is diﬀerential, the gain val-
ues in the above equations are actually doubled.
The dc-frequency gainGv,tot in (17) requires further elab-
oration. The gain depends only on the gm of the LNTA stage,
rotating capacitor value, and the rotation frequency. Amaz-
ingly, it does not depend on the other capacitor values, which
contribute only to the filtering transfer function at higher
frequencies.








Figure 7: Second IIR filter.
2.4GHz 300MHz 75MHz
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Gq = N = 8 Gq = 1 Gq =M = 4 Gq = a2/(1− a2)
Gv = N = 8 Gv = 1/(1− a1) Gv = 1 Gv = 1
Figure 8: Discrete signal processing in the MTDSM.
2.7. Near-frequency interferer attenuation
Most of the lower-frequency filtering could be realistically
done only with the first and second IIR filters. The two FIR
filters do not have appreciable filtering capability at low fre-
quencies and are mainly used for antialiasing.
It should be noted that the best filtering could be accom-
plished by making 3-dB corner frequencies of both IIR filters
the same and placing them as close to the higher end of signal
band as possible:
fc1 = fc2. (18)
This gives the following constraint:
CB = CH − (M − 1)CR. (19)
2.8. Signal processing example
Figure 8 shows the block diagram from the signal processing
standpoint for our specific implementation of f0 = 2.4GHz,
N = 8, M = 4. The following equations describe the time-
domain signal processing: (3) for wi, (4) and (5) for xj , (9)
for yk, and (10) for zk.
The first aliasing frequency (at f0/N = 300MHz) is par-
tially protected by the first notch of the temporal MA = 8 fil-
ter. However, for higher-order aliasing and overall system ro-
bustness, it has to be protected with a truly continuous-time
filter, such as an antenna filter. A typical low-cost Bluetooth-
band duplexer can attenuate up to 40 dB at 300MHz oﬀset.
For the above systemwith an aggressive cut-oﬀ frequency
of fc1 = fc2 = 1.5MHz, using CR = 0.5 pF will result
in a dc-frequency voltage gain of 63.66 or 36 dB (17) and
the required capacitance is CH = 15.425 pF (7) and CB =
13.925 pF (12). The z-domain coeﬃcients of the IIR filters
are a1 = 0.9686 and a2 = 0.8744. The dc-frequency gains
are Gv,iir1 = 31.85 and Gv,iir2 = 1. The transfer function of
these IIR filters is shown in Figure 9. The spatial MA = 4,
which follows IIR-1, does not appreciably contribute to filter-
ing at lower frequencies but serves as an antialiasing filter for
the lower-rate IIR-2. Since the 3-dB point of IIR-2 is slightly
corrupted by the discrete-time approximation, the compos-
ite attenuation at the cut-oﬀ frequencies fc1 = fc2 = 1.5MHz
is about 5.5 dB. The attenuation drops to 13 dB at 3MHz.
Within the 1MHz band of interest, there is a 3- dB signal
attenuation. For the most optimal detector operation, this
in-band filtering should be taken into consideration in the
matched-filter design. Figure 10 shows the phase response of
the above structure versus the ideal constant group delay.
2.9. MTDSM feedback path
The MTDSM feedback correction could be unobtrusively
injected into either group of the four rotating capaci-
tors of Figure 5 when they are not in the active sampling
state. This way, the main signal path is not perturbed. The
feedback correction is accomplished through charge injec-
tion/equalization between the “feedback capacitor” CF and
the rotating capacitors CR in the MTDSM structure by short-
ing all of them together after the CR group of capacitors
gets reset, but before they are put back to the sampling sys-
tem. The feedback charge accumulation structure is shown
in Figure 11. Each feedback capacitor CF is associated with
one of the two rotating capacitors of group “A” and “B.” The
two groups commutate the charging process.
Voltage on the feedback capacitor can be calculated as
follows. Charging the feedback capacitor CF with the cur-
rent ifbck for the duration of T will result in incremental
accumulation of ΔQin = ifbck · T charge. This charge gets
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Figure 10: Phase response of the IIR filters with two poles at
1.5MHz.
added to the total charge QF(k) of the feedback capacitor at
the kth time instance:
QF(k) = QF(k − 1) + ΔQin = QF(k − 1) + ifbck · T. (20)
During the charge distribution moment, the feedback capac-
itor gets connected with the previously reset group of rotat-
ing capacitorsM ·CR. The charge depleted from CF is depen-















Figure 11: Feedback into the rotating capacitors.
The charge transferred to the rotating capacitors is propor-
tional to the total accumulated charge QF or voltage on the
feedback capacitor VF = QF/CF . At first, the accumulated
charge is small, so the outgoing charge is small. Since the in-
coming charge is constant, the QF charge will continue accu-
mulating until the net charge intake becomes zero. Equilib-
rium is reached when ΔQin(k) = ΔQout(k):
ifbck · T = MCR
CF +MCR
QF(k). (22)
Transformation of the above gives the equilibrium voltage:
VF,eq = ifbck · T · CF +MCR
CF ·MCR . (23)














Figure 12: Receiver front-end diagram.
The ΔQout,eq charge transfer into the rotating capacitors
at equilibrium will create voltage on the bank of rotating ca-
pacitors:
VR = ifbck · T
MCR
. (24)
As shown in Section 2.5, the voltage transfer function from
the rotating capacitors to the history capacitor is unity.
Therefore, the bias voltage developed on CH is
VH = ifbck · T
MCR
. (25)
3. A GSM RECEIVER FRONT-END ARCHITECTURE
The receiver front end is shown in Figure 12 and consists of
an LNA followed by two transconductance amplifiers (TAs)
and two passive mixers. The RF input signal is amplified by
the LNA and splits into I/Q paths where it is further am-
plified in the TA. It is then down-converted to a low inter-
mediate frequency (IF) that is fully programmable (but de-
faults to 100 kHz) by the following mixers driven by an in-
tegrated local oscillator (LO). The IF signal is sampled and
lowpass-filtered by passing through the switched-capacitor
filter (SCF). The LO signals are generated using an all-digital
PLL (ADPLL) [12] that incorporates a digitally controlled os-
cillator (DCO). The digital control unit (DCU) provides all
the clocks for the SCF operation.
Although the front-end circuit requires two TAs, two
mixers, and quadrature LO signals, the receiver has an ex-
cellent sensitivity and good linearity at a low supply voltage
(VDD) of 1.4 V thus oﬀering excellent performance that sat-
isfies the GSM requirements. The power is supplied by an
integrated low-drop-out (LDO) regulator.
3.1. Low-noise amplifier
A diﬀerential LNA is implemented to improve noise figure
which could be degraded by substrate coupling originating
from DBB since the impact of the switching noise of more
than a million digital gates on the same silicon die could
not have been known precisely. Figure 13 shows a simpli-
fied schematic diagram of the LNA. A variable gain feature
with seven digitally configurable steps is implemented. In the
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Figure 14: Inductor Q-factor.
high-gain mode, four voltage gains are realized with a 2- dB
step between 21 dB and 29 dB. In the low-gain mode, there
are three gain steps with a 2- dB step between 3 dB and 9 dB.
As shown in Figure 13, the multiple cascode stages are con-
nected in parallel with one source degeneration inductor and
one inductive load. Each stage has digital configurability.
The top transistors of the cascode stage used for bypass-
ing gain contribution are shunted to VDD. Since the bot-
tom transistors of the cascode stage operate in all gain set-
tings, the input impedance is constant to the first order over
gain selections, which is critical for constant input power
and noise matching. Inductive source degeneration using
package bond wires is implemented to improve linearity.
The LNA load is an on-chip spiral inductor using multi-
ple metal layers with metal width = 5.9 μm, metal space =
2 μm, inner diameter = 81.9 μm, and 10 turns. This induc-
tor is drawn as a center-tap configuration for better match-
ing between the diﬀerential branches and achieving a higher
quality factor (Q). As shown in Figure 14, the inductance
is 8.9 nH and Q is > 4 at 900MHz, where Q is defined
as |imag(y11)/real(y11)|. To reduce the substrate eﬀect, all
doping under the inductor is blocked to preserve a higher
resistivity.

















Figure 15: TA and mixer core schematic.
The inductor is tuned with the capacitance at the LNA
load which comprises tuning capacitors together with para-
sitics. The tuning capacitor is realized using metal-insulator-
metal (MIM) capacitors and switches. Two capacitors are
connected diﬀerentially with a switch and two pull-down
transistors to keep both source/drain voltages of the switch
low and Q of the capacitor bank high. The achieved eﬀec-
tive Q is 100 at 900MHz. When the switch is turned oﬀ to
be in a low capacitance value, the parasitic capacitance of
the MIM capacitors and transistors still has an eﬀective Q
of about 100. Compared to MOS capacitor, MIM capacitor
provides a much better trade-oﬀ between Q and CON/COFF
ratio. In this design, a CON/COFF ratio of larger than 4 was
achieved while Q is still greater than 100. The selectable ca-
pacitance ranges 2.5 pF in total because in this process, MIM
capacitance can vary up to +/− 20% from its nominal value.
With this design, all GSM bands can be fully covered.
The diﬀerential LNA draws 7.3mA. The LNA input is
protected against ESD by one reverse-biased diode to VDD
and three forward-biased diodes in series to VSS. ESD struc-
tures at LNA input are aimed to protect larger than 2 kV
human body model (HBM). The LNA bond pad is shielded
with lower metal-1 layer to eliminate the substrate coupling
whileminimizing parasitic capacitance which is about 100 fF.
3.2. TA and mixer
Figure 15 shows a simplified TA and mixer schematic dia-
gram. A highly eﬃcient push-pull amplifier is chosen for the
TA because of its low noise and good linearity characteris-
tics. The variable gain feature is implemented in the TA with
a 3-bit control. A feedback amplifier is used to set the dc bias
voltage of the TA output node to VREF which is set to half
of VDD so as to provide maximum signal swing. Resistors
in Figure 15 are large enough to prevent significant RF sig-
nal loading. The diﬀerential TA draws 4mA in the maximum
gain mode.
A double-balanced switching mixer is connected to the
TA output via ac-coupling capacitors so that the dc voltage
at the TA output is isolated from the mixer. This topology
has an excellent feature of reduced 1/f noise because there is
no dc current flowing through making it suitable for direct-
conversion or near-zero IF receivers. By adding a capacitive
load (CH , history capacitor) to the mixer output, lowpass
filtering can be obtained to reduce large interferers. In this
mixer, two switches are toggled by one of the complementary
LO signals (LO+, LO−) from a digitally controlled oscillator
(DCO). Since the mixer is connected to the switched capaci-
tor filter (SCF), its loading eﬀect can be represented as Rload
which is about 4.5 kΩ.
3.3. SCF
The schematic diagram of the switched capacitor filter block
(SCF) is shown in Figure 16. The switches are controlled
by the digital control unit (DCU) that generates the timing
waveforms shown in Figure 17. For one LO cycle, the RF sig-
nal of the mixer output is integrated into a history capaci-
tor (CH) and a rotating capacitor (CR1). Since the four ro-
tating capacitors sequentially connect to CH in a fixed order,
the charge transfer via CR1 is a direct sampling of IF signal.
It is also clear that a charge loss on CH through CR1 creates
the loading (Rload) to the mixer output. For two LO cycles,
two rotating capacitors in the first bank sample the IF signal
on CH while the rotating capacitors in the second bank and
CB1 share charge. Because of the half sampling rate from the
mixer output to CB1, the decimation operation creates a sinc
function that has notches at the foldover frequencies,NLO/2,
where N is a positive integer. Transconductance (gm) of TA,
CH and the loading (Rload) of SCF create the first IIR filter-
ing response of gm-C antialiasing lowpass filtering prior to
the main sinc filter. However, the TA sees a periodic constant
load at its output.
After the twoCR1 capacitors in one bank are disconnected
from CH , these carry the charge of past 2 IF samples created
by the charge sharing between two CR1 and CH . Next, the two
CR1 capacitors share charge with the buﬀer capacitor CB1 and
a second rotating capacitor, CR2. The overall eﬀect is to cre-
ate a second IIR filtering stage in which 2CR1 delivers input,
CB1 holds the memory, and CR2 captures a glimpse of the
output of the second IIR filter stage. This charge is subse-
quently shared with a second buﬀer capacitor, CB2, resulting













































































Figure 17: DCU clock diagram.
in the third IIR filter stage. While charge samples are passed
on from the CH to CB2 through a series of charge combina-
tion, splitting and recombination operations, the IF informa-
tion at mixer output are always kept on CH together with two
CR1 capacitors from one bank. The three IIR filters have cor-
ner frequencies that are given by respective ratios of rotating
capacitors (CR1, CR2) to fixed capacitors (CH , CB1, CB2) and
may be readjusted by changing the size of the capacitors. The
capacitor ratios in the SCF are programmable which allows
the filter corner frequency to be adjustable over a wide range,
thereby allowing its use in a multistandard environment.
After the charge sharing of CR2 with CB2, CR2 is reset (RA,
RB) and precharged (PA, PB) by the 1-bit feedback circuit
(FB-DAC) provided by a sigma-delta modulator that con-
nects the output of a low-noise feedback voltage reference to
CR2. Zero DAC code produces approximately 50% duty cycle
at FM and FP clocks which brings the commonmode voltage
of the SCF exactly at half of VREF. In the presence of a dc oﬀ-
set, the duty cycle is changed with sigma-delta noise shaping
to cancel the oﬀset voltage.
3.4. DCO
ADCO circuit schematic is shown in Figure 18 [12]. L1A and
L1B are two halves of a center-tap inductor. Because of the
shortcoming of this 90-nm digital CMOS Cu process which
has thinmetal interconnects, it is diﬃcult to design an induc-
tor with even a moderate Q. To enhance the Q of the induc-
tor, an Al layer is patterned and connected in parallel with
the Cu windings. M3-5 plus the Al layer were used to form
L1 while only M3-5 layers were used for L0. The total Cu and
Al thickness are only 0.75 μm and 1.0 μm, respectively. The
simulated single-ended Q using an imag(y11)/real(y11) def-
inition is 3.6 and 6.7 at 0.9 and 3.6GHz, respectively. The dif-
ferential phase stability Q is 3.6 and 10.2 at 0.9 and 3.6GHz,
respectively [13].
The varactor is implemented using an npoly-nwell
MOSCAP structure. Extrapolating from measurement data,
the Cmax/Cmin ratio is > 3 within the ranges of desired gate
length Lg and gate width Wg per finger. The resulting total
tolerable fixed parasitic capacitance is 720 fF. MOSCAP was
chosen because the gate oxide thickness (tox) is one of the
best controlled parameters in this CMOS process, whose
corner variation is within +/ − 2.5%. The four diﬀerent
phases of LO driving the I- and Q-mixers in Figure 15 are
generated from the DCO frequency which oscillates at 4ω0,
where ω0 is in the GSM band frequencies. A fully digital
circuit (ADPLL) is built around the DCO to adjust its phase
and frequency deviations in a negative feedback manner.
















Figure 18: DCO core schematic.
4. SILICON REALIZATION
The presented techniques have been realized in silicon.
Figure 19 shows two chip micrographs representing the first
and second generation of digital RF processor (DRP), respec-
tively: (1) commercial 10mm2 single-chip Bluetooth radio
in 130 nm CMOS, and (2) a fully functional preproduction
version of the single-chip GSM radio in 90- nm CMOS. The
GSM chip consists of two independent pairs of transmitters
and receivers to study various on-die coupling mechanisms,
which are especially important in full-duplex WCDMA op-
erations with RX and TX diversity. The 90- nm process fea-
tures the following parameters that characterize the process:
0.27 μm minimum metal pitch, five levels of copper metal,
1.2 V nominal transistor voltage, 2.6 nm gate oxide thick-
ness, logic gate density of 250 kgates/mm2, SRAM cell density
of 1.0Mb/mm2. The measured RX sensitivity of −82 dBm
for Bluetooth and −110 dBm for GSM, versus the respective
specifications of −70 dBm and −102 dBm, is quite competi-
tive with conventional solutions. The overall GSM RX noise
figure is only 2 dB.
5. GSM RX FRONT-END PERFORMANCE
The LNA input is matched using an external inductor and
a capacitor with a balun for impedance ratio of 50 to 100Ω.
Themeasured LNA inputmatching with S11 is < −10 dB over
the whole GSM band. When the curves of S11 versus multiple
LNA gains are compared, largest variation is less than 1 dB.
Figure 20 displays the front-end voltage gains versus diﬀerent
LNA and TA gain settings. The front-end gains can be config-
ured with an automatic-gain-control (AGC) function to se-
lect an optimal gain setting trading oﬀ noise figure for linear-

















































Figure 19: Die micrographs of radios employing two generations of
DRP: (a) the commercial single-chip Bluetooth radio; (b) the pre-
production version of the single-chip GSM radio.
The measured noise figure in the maximum gain mode is
1.8 dB which is excellent, when considering the fact that sev-
eral hundred thousand digital logic gates are switching on the
same die. With LO frequency set to 869.1MHz, +50 dBm of
IIP2 is measured with a front-end gain of 34 dB where the
LNA gain is set to 2 dB below the maximum gain (6 LNA)
and TA to its middle gain setting (3 TA). Tomimic the EDGE
environment, two tones of 875.2MHz and 875.3MHz are in-
jected into the LNA for the IIP2 test (power of −36 dBm).
The LNA, two TAs, and mixers consume 15.3mA from an
internal LDO voltage of 1.4 V. Since this work has digitally
configurable gain with a fine resolution, it is diﬀerent from
a conventional front-end approach that is typically built for
two large steps. A major advantage of our approach is that


























Figure 20: Measured voltage gain.
Table 1: Measured performance.
Measured data
Noise figure (1 kHz—100 kHz) 2.0 dB
NF with −25 dBm blocker at 3-MHz oﬀset 5.0 dB
S11 < −10 dB
IIP2 +50 dBm
IIP3 −15 dBm
P1 dB −25 dBm
Gain +34 dB
Front-end current consumption 15.3mA
the circuit performance can be finely optimized by selecting
the appropriate gain settings.
Table 1 summarizes the measured performance when the
front-end gain of 34 dB is selected with LNA gain setting
number 6 (max −2 dB) and TA gain setting number 3.
Since the SCF is a highly-linear filter, little degradation in
linearity has been measured. In Figure 21, two pairs of mea-
sured plots at SCF output show the lowpass filtering where
the 3- dB frequencies are set to 150 kHz and 270 kHz.
6. CONCLUSION
We have presented an RF direct sampling technique that
achieves great selectivity right at the mixer level. The dy-
namic range requirements of the following ADC are thus sig-
nificantly relaxed. The selectivity is digitally controlled by the
LO clock frequency and the capacitance ratio, both of which
are extremely precise in digital deep-submicron CMOS pro-
cesses. In order to validate the proposed technique, themulti-
tap direct sampling mixer (MTDSM)-based front-end RX has
been fabricated as part of commercial Bluetooth and GSM
radios in digital deep-submicron CMOS processes. We have
also presented implementation details of the GSM receiver
front end realized in a 90-nm digital CMOS technology. It































Figure 21: Measured filtering characteristics.
and Q channels with switched capacitor filter (SCF). While
providing 35 digitally configurable gain steps ranging from
40 dB down to 7.5 dB, this fully integrated front-end circuit
demonstrates a good noise figure of 1.8 dB at 40 dB maxi-
mum gain and +50 dBm IIP2 at 34 dB of gain, while a million
of digital logic gates are simultaneously running on the same
die. This paper demonstrates feasibility and attractiveness of
employing the charge-domain RF signal processing within a
larger system-on-chip (SoC) designs.
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